FIG. 1







FIG. 2



8








FIG. 5

The number of cycles

19

13

FIG. 6

		Address	Address Mnemonic	Instruction execution contents	Update resource
:	Instruction	0x8000	1 0x8000 sub R0,R1 R0=R0 - R1	R0=R0 - R1	RO
Instruction aroup 1	Instruction	0x8002	2 0x8002 add R2,1	R2=R2 + 1	R2
	Instruction 3	0x8004	ld R3,(R4+)	3 0x8004 Id R3,(R4+) R3=mem(R4),R4=R4+4	R3,R4
Instruction	Instruction Instruction 4	0x8006	st (R4+),R2	4 0x8006 st (R4+),R2 mem(R4)=R2,R4=R4+4	mem(R4),R4
group 2	Instruction 5	0×8008	5 0x8008 or R5,R6	R5=R5 R6	R5

FIG. 7

Cycle	Update resource
N+1	R0,R2,R3,R4
N+2	<none></none>
N+3	mem(R4),R4,R5

FIG. 8


		Address	Mnemonic	Instruction execution contents
	Instruction 6	0006×0	cmp F0,R0,R1	6 0x9000 cmp F0,R0,R1 F0=1 when R0 equals to R1,
Simultaneous				F0=0 when R0 does not equal to R1,
execution	Instruction 7	0x9002	[F0] add R2,1	7 0x9002 [F0] add R2,1 R2=R2+1 when F0 is 1
				Nothing is performed when F0 is not 1
	Instruction 8 0x9004 add R3,1	0x9004	add R3,1	R3=R3+1

FIG. 9

		Address	Mnemonic	Instruction execution contents
	Instruction 12	12 0xB000	mov R0,1	R0=1
Simultaneous	Instruction 13	0xB002	13 0xB002 ld R1,(R2+)	R1=mem(R2),R2=R2+4
	Instruction 14	14 0xB004	mov R1,3	R1=3

The number of cycles

FIG. 10






FIG. 13

Fo+ch	information			
	PC of Instruction X	PC of Instruction Y	PC of Instruction Z	
	Instruction X valid flag	Instruction Y valid flag	Instruction Z valid flag	
	Instruction X	Instruction Y	Instruction Z	
	Instruction X issuing flag	Instruction Y issuing flag	Instruction Z issuing flag	

FIG. 14




FIG. 15




FIG. 16








FIG. 17












FIG. 22

		PC	Mnemonic	Simulation result {R0,R1,R2,R3,F0} {	Simulation result Display result {R0,R1,R2,R3,F0} {R0,R1,R2,R3,F0}	Stop
Instruction	_	0006×0	6 0x9000 cmp F0,R0,R1	[1,0,0,0,0]	[1,0,0,0,1]	0
group 1	Instruction 7	0×9002	[F0] add R2,1	7 [0x9002][F0] add R2,1 [1,0,0,0,0]	7 $[0x9002]$ [F0] add $[82,1]$ [1,0,0,0,0] [1,0,0,0,0]	×
Instruction group 2	Instruction	8 0x9004	add R3,1	[1,0,0,1,0]	[1,0,0,0,0]	0

FIG. 23

		⁻ Od	Mnemonic	Display result {R0,R1,R2,R3,R4,R5,R6}	Stop
	Instruction 1 0x8000 sub R0,R1	0×8000	sub R0,R1	[10,5,0,0,1,2]	0
Instruction	Instruction Instruction 2 0x8002 add R2,1	0×8002	add R2,1	[5,5,0,0,0,1,2]	0
I I I I	Instruction 3 0x8004 Id R3,(R4+)	0x8004	ld R3,(R4+)	[5,5,1,0,0,1,2]	0
Instruction	Instruction Instruction 4 0x8006 st (R4+),R2	9008×0	st (R4+),R2	[5,5,1,100,4,1,2]	0
group 2	group 2 Instruction 5 0x8008 or R5,R6	0x8008	or R5,R6	[5,5,1,100,8,1,2]	0

FIG. 24

		PC	Mnemonic	Display result {R0,R1,R2}		Stop
	Instruction 12 0xB000 mov R0,1)xB000	mov R0,1	[0'0'0]		0
Instruction	Instruction 13 $\left 0$ xB002 $\right $ Id R1,(R2+))xB002	ld R1,(R2+)	[1,0,0]		0
	Instruction 14 0xB004 mov R1,3)xB004	mov R1,3	[1,200,4]		0
First register file	Second register file		Third register file	Fourth register file	Memory	S Z
[KU,KI,KZ]			[KU,KI,KZ]	[KU,KI,KZ]	nara	
{1,3,4}	{0'0'0}		{1,0,0}	{1,0,4}	{200}	~

FIG. 25


		PC	Mnemonic	Simulation result Display result {R0,R1,R2,R3,F0} {Stop	Display result {R0,R1,R2,R3,F0}	Stop
Instruction	Instruction Instruction 6		0x9000 cmp F0, R0, R1	[1,0,0,0,0]	[1,0,0,0,0]	0
group 1	Instruction 7	0x9002	0x9002 [F0] add R2, 1	[1,0,0,0,0]	[1,0,0,0,0]	0
Instruction group 2	Instruction Instruction 8 group 2	0x9004	add R3, 1	[1,0,0,1,0]	[1,0,0,1,0]	0


FIG. 26

```
> set stepmode, cycle
Cycle Step Mode is set as single step mode.
>
```


FIG. 27

```
> set stepmode, inst
Instruction Step Mode is set as single step mode.
>
```





e.		, M3	ज्यात्व ी
W5	= 0x0000810A = 0x00000001 = 0x000000001 = 0x00000000000000000000000000000000000	F DC EX WB	
	SP 8 7 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8	EX 0x00081(Cmp	
		DC 0x000810C Id Id	
	1 ';' +) ';'	Stage IF Pc 0x008114 Slot X jmp Slot Y	
W1	MNEMONIC mov R0, 0 mov R1, 1;; add R0, R1;; Id R3, (R2+) or R4, R5;; cmp. F0, R0, R3. not R5 mov R4, 0 Id R3, (R2);; jmp R8;;	Stage Pc Slot X Slot Y Slot Z	
	FLG [F0]	rted. ne 0102 s: 0206	
	LINE 08100 200 08102 201 08104 202 08106 203 08108 204 08100 205 08110 205 08111 205 08111 205	Program is aborted. > display pipeline > s > s > s	W4
	PC 0x0008100 0x0008102 0x0008104 0x0008106 0x0008100 0x0008110 0x0008112 0x0008112	Progra > disp > s > s > S Pipline Instruc	
	<u> </u>	8	
30	Σ	W3	
FIG. 30			



W4